Data Sheet

WAFER LEVEL PACKAGING




Wafer Level Processing & Die Processing Services (WLP/DPS)

Amkor offers Wafer Level Chip Scale Packaging (WLCSP) providing a solder interconnection directly between a device and the motherboard of the end product. WLCSP includes wafer bumping (with or without pad layer redistribution or RDL), wafer level final test, device singulation and packing in tape & reel to support a full turnkey solution. Amkor's robust Under Bump Metallurgy (UBM) over PBO or PI dielectric layers on the die active surface providing a reliable interconnect solution able to survive harsh board level conditions meeting the demands of the growing global consumer market place for portable electronics.

Fueling Growth

- Small packages in mobile are critical to maximize battery size
- Level of adoption in fastest growing markets (i.e., tablets and smartphones)
- Dis-integration of high performance functions from processors to new specialized devices(e.g., audio)
- Fewer cycles through electrical test
- Lower cost to EMS assembly MSL L1 package from T&R
- Improved SMT-compatible underfill processes at EMS companies increase prior die size limits

The CSP^{nI} Bump on Repassivation (BoR) option provides




a reliable, costeffective, true chip size package on devices not requiring redistribution. The BoR option utilizes a

repassivation polymer layer with excellent electrical/ mechanical properties. A UBM is added, and solder bumps are then placed directly over die I/O pads. CSPnl is designed to utilize industry-standard surface mount assembly and reflow techniques.


Visit Amkor Technology online for locations and to view the most current product information.

WLCSP



The **CSP**^{nl} **Bump on Redistribution** option adds a plated copper Redistribution Layer (RDL) to route I/O pads to JEDEC/EIAJ standard pitches, avoiding the need to redesign legacy parts for CSP applications. A nickel-

based or thick copper UBM offerings, along with polyimide or PBO dielectrics, provide best in class board level reliability performance. CSPnI with RDL utilizes industry-standard surface mount assembly and reflow techniques, and does not require underfill on qualified device size and I/O layouts.



The **CSP**ⁿ³ option utilizes one layer of copper for both redistribution and UBM. This simplified process flow reduces cost and cycle time by over 20%. CSPn3 has been in production since 2009 and as of 2015 has a run

rate of over 2.8 billion units since its introduction.

Applications

The WLCSP package family is applicable for a wide range of semiconductor device types from high end RF WLAN combo chips, to FPGAs, power management, Flash/EEPROM, integrated passive networks and standard analog. WLCSP offers the lowest total cost of ownership enabling higher semiconductor content while leveraging the smallest form factor and one of the highest performing, most reliable, semiconductor package platforms on the market today. WLCSP is ideally suited for, but not limited to, mobile phones, tablets, netbook PCs, disk drives, digital still & video cameras, navigation devices, game controllers, other portable/remote products and some automotive end applications.

Wafer Level Features

- · 4-196 ball count
- Small body 0.64 mm² to large 50.0 mm² body size
- PBO & Polyimide (PI) Repassivation and Redistribution Layer (RDL) available
- Electroplated Sn/Ag < 0.3 μm and SAC Alloy ball-loaded bumping options \geq 0.3 μm pitch
- · Reliable thick Cu UBM or Ni/Au for best in class EM performance
- · Compatible with conventional SMT assembly and test techniques

Die Level Features

in

- · Best in class component and board level reliability
- · JEDEC tested board level performance demonstrated without underfill
- · Precision edge quality ensuring device integrity at board mount
- · Back-side laminate coating available
- Cost effective T&R packaging solutions for small ICs
- Ultra-thin backgrinding for embedded die applications
- Full turnkey WLP, contact probe and DPS supported in Taiwan, China and Korea
- · Wide selection of pocket tape carrier options



DS720H Rev Date: 1/16

Data Sheet

WLCSP

Package Options

Ball Loading

Sphere Diameter 0.30 mm 0.25 mm

Reliability Qualification

Package Level:

· Preconditioning at Level 1 (Unlimited out of bag life)

reflow @ 260°C peak -55°C/+125°C, 1000 cycles

- Temp Cycle
- · High Temp Storage

Pitch

0.50 mm

0.40 mm

0.30 mm

Board Level:

- Temp Cycle
- · Drop Test

- 0.20 mm
- 85°C/85% RH, 168 hours,

 - 150°C, 1000 hours
 - -40°C/+125°C, 15 min. ramp rate, \geq 500 cycles
- JEDEC condition B (1500G), \geq 100 drops

Process Highlights

- · Die thickness
- · Bump height
- Solder ball pitch (ball loaded) Pitch (plated)
- · Solder sphere diameter
- Redistribution trace/space (min)
- · Via diameter (min)
- · Backside laminate (black)
- · Saw street (min)

Standard Materials

- Dielectric materials
- RDL metalization
- UBM
- Solder composition (ball loaded) (plated)

Shipping

Carrier tape

*Advanced manufacturing rules may be required. Contact Amkor Business Unit for additional information.

150 µm* to 450 µm 0.5 mm Pitch: 250 µm 0.4 mm Pitch: 210 µm 0.3 mm Pitch: 170 µm 0.28, 0.3, 0.35, 0.4, 0.5 mm 0.12 to 0.25 mm 0.2. 0.25. 0.3 mm CSPnl: 12/12 µm CSPn3: 15/15 µm PBO: 15 µm Polyimide: 25 µm Available 65 µm (passivation free space)

PBO and polyimide, cure polymers, low cure polymers Plated copper Thick Cu or Ni-based Pb-free SAC alloys Sn/Ag Pb-free, Cu pillar

7". 13" reels

Inspect & Clean **WLP** Test DPS PBO or PI 1 Backgrind **Contact Probe RDL Seed Deposition Backside Lamination** · Test software and hardware Resist Processing development Laser Mark Probe card design, service · Design services available Cu RDL Plating and support Singulation Layout Test program transfer Mask tooling Resist & Seed Removal · Wafer sort for RF, memory, Tape & Reel · Wafer RDL patterning and logic and analog applications bumping (ball sphere loaded PBO or PI 2 AOI or plated) Automated Optical Inspection **UBM Seed Deposition** · Best in class singulated device (AOI) for best in class quality edge quality for all Si nodes assurance **Resist Processing** · Shipping material design and Wafer map generation supply management Cu or Ni-based UBM Drop ship to final customer available Resist & Seed Removal Ball Place

Visit Amkor Technology online for locations and to view the most current product information.





With respect to the information in this document, Amkor makes no guarantee or warranty of its accuracy or that the use of such information will not infringe upon the intellectual rights of third parties. Amkor shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon it and no patent or other license is implied hereby. This document does not in any way extend or modify Amkor's warranty on any product beyond that set forth in its standard terms and conditions of sale. Amkor reserves the right to make changes in its product and specifications at any time and without notice. The Amkor name and log are registered trademarks of Amkor Technology. Inc. All other trademarks mentioned are property of their respective companies. © 2016, Amkor Technology Incorporated. All Rights Reserved.

DS720H Rev Date: 1/16

www.amkor.com

Questions? Contact us: marketing@amkor.com

Capabilities and Services